We propose a novel process of double-gate TFT named Gate All-Around TFT (GAT). Device process is very simple in which we realize double-gate structure using only a dummy nitride pailem.
The GAT shows high channel conductance peculiar to the double-gate structure. It can also eliminate a anomalous leakage current which appears in the sub-half micron regime. Combining with a sacrifice oxidation of the channel poly-Si, we obtained the excellent performance GAT. l.Introduction TFT's are key devices for high density SRAlvIs and LCDs. In order to achieve high performance of TFT, double-gate structure has been proposed for TFT's (rx2)(3), and SOI-MOSFETs (a). Since the channel has two gate electrodes not only on the channel but also undemeath it, twice width of channel and the volume inversion improve the TFT performance remarkably. Moreover, the doublegate structure makes it possible to stack TFT's near the extemal conductive layers, because the channel poly-Si is shielded by the double gates. Therefore, the height of memory cell can be suppressed by thinning of the interlayer dielectric films. Recenrly, GAA Gate-AllAround) structure for SOI devices was proposed to eliminate this obstmction, in which both gate poly-Si and gate oxide are fabricated simultaneously (s). Although this attractive structure can be applied to TFT process, it has a serious problem to utilize for high density SRAMs. The problem is that the bottom gate length in GAA process is determined by the wet etching, and so this process is unsuitable for sub-half micron devices.
In this paper, we propose a novel TFT structure with a gate surrounding the channel, which is named gate-AllAround TFT (GAT) . We can realize simple fabrication process of GAT structure using a dummy nitride pattem.
2. Device Fabrication Figure 1 shows the fabrication process of GAT. In order to suppress leakage current further, we utilized a sacrifice oxidation of the channel poly-Si for the GAT structure. After the crystallization of a-Si film, the channel poly-Si was oxidized at820 C in wer-O2 ambient and then the oxide layer was removed. Figure 6 shows the performance comparison of 0. 
